



| | | | |
|--|--|---------------------------------------|-------------------------------|
| Substitute Form PTO-1449 (Modified) | U.S. Department of Commerce Patent and Trademark Office | Attorney's Docket No. 10559-559001 | Application No. 10/055,483 |
| Information Disclosure Statement by Applicant (Use several sheets if necessary) (37 CFR §1.98(b)) | | Applicant Jared W. Stark IV et al. | |
| | | Filing Date January 22, 2002 | Group Art Unit |

U.S. Patent Documents

| Examiner Initial | Desig. ID | Document Number | Publication Date | Patentee | Class | Subclass | Filing Date If Appropriate |
|------------------|-----------|-----------------|------------------|----------|-------|----------|----------------------------|
| | AA | | | | | | OCT 23 2003 |
| | AB | | | | | | |

Technology Center 2100

Foreign Patent Documents or Published Foreign Patent Applications

| Examiner Initial | Desig. ID | Document Number | Publication Date | Country or Patent Office | Class | Subclass | Translation | |
|------------------|-----------|-----------------|------------------|--------------------------|-------|----------|-------------|----|
| | | | | | | | Yes | No |
| | AC | | | | | | | |
| | AD | | | | | | | |

Other Documents (include Author, Title, Date, and Place of Publication)

| Examiner Initial | Desig. ID | Document |
|------------------|-----------|--|
| 05H | AE | Ramon Canal et al., "A Low-Complexity Issue Logic", ICS 2000 Santa Fe, New Mexico, pgs. 327-335 |
| 05H | AF | James A. Farrell et al., "Issue Logic for a 600-MHz Out-of-Order Execution Microprocessor", IEEE 1998, pgs. 707-712 |
| 05H | AG | Dana S. Henry et al., "Circuits for Wide-Window Superscalar Processors", ISCA 2000 Vancouver BC Canada, pgs. 236 - 247. |
| 05H | AH | Glenn Hinton et al., "The Microarchitecture of the Pentium® 4 Processor", Intel Technology Journal Q1, 2001, pgs. 1-13 |
| 05H | AI | Pierre Michaud et al., "Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors", IEEE 2001, pgs. 27 - 36 |
| 05H | AJ | Enric Morancho, et al, "Recovery Mechanism for Latency Misprediction", IEEE 2001, pgs. 118-128 |
| 05H | AK | Soner Önder et al., "Superscalar Execution With Dynamic Data Forwarding", Department of Computer Science, University of Pittsburgh |
| 05H | AL | Subbarao Palacharla et al., "Complexity-Effective Superscalar Processors", ISCA 1997, pgs. 206-218 |
| 05H | AM | Jared Stark et al., "On Pipelining Dynamic Instruction Scheduling Logic", Intel Corporation, The University of Texas at Austin, December 2000 |
| 05H | AN | Shlomo Weiss et al., "Instruction Issue Logic For Pipelined Supercomputers", IEEE 1984, pgs. 110-118 |
| 05H | AO | Kenneth C. Yeager, "The MIPS R10000 Superscalar Microprocessor", IEEE Micro 1996, pgs. 28-40 |
| 05H | AP | Michael Butler et al., "An Investigation of the Performance of Various Dynamic Scheduling Techniques", in Proceedings of the 25 th Annual ACM/IEEE International Symposium on Microarchitecture, 1992, pgs. 1-9 |
| 05H | AQ | Anantha Chandrakasan et al., "Design of High-Performance Microprocessor Circuits", IEEE Press, 2001 |
| 05H | AR | IA-32 Intel Architecture Software Developer's Manual Volume 1: Basic Architecture, Intel Corporation, 2001 |

| | |
|--|----------------------------|
| Examiner Signature <i>Dan J. Harris</i> | Date Considered 8-13-04 |
| EXAMINER: Initials citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. | |

Substitute Disclosure Form (PTO-1449)

BEST AVAILABLE COPY

| | | | |
|--|--|---------------------------------------|-------------------------------|
| Substitute Form PTO-1449 (Modified) | U.S. Department of Commerce Patent and Trademark Office | Attorney's Docket No. 10559-559001 | Application No. 10/055,483 |
| Information Disclosure Statement by Applicant (Use several sheets if necessary) (37 CFR §1.98(b)) | | Applicant Jared W. Stark IV et al. | |
| | | Filing Date January 22, 2002 | Group Art Unit |

| Other Documents (include Author, Title, Date, and Place of Publication) | | |
|---|-----------|--|
| Examiner Initial | Desig. ID | Document |
| DSH | AS | John Paul Shen, "Replenishing the Microarchitecture Treasure Chest", Carnegie-Mellon University, 1999 |
| DSH | AT | James E. Thornton, "Design of a Computer: The Control Data 6600", Foresman Press, 1970 |
| DSH | AU | R.M. Tomasulo, "An efficient algorithm for exploiting multiple arithmetic units", IBM Journal of Research and Development, Vol. 11, pgs. 25-33, January 1967 |

RECEIVED

OCT 23 2003

Technology Center 2100

| | |
|--|----------------------------|
| Examiner Signature <i>David J. Shuman</i> | Date Considered 8-13-04 |
| EXAMINER: Initials citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. | |

Substitute Disclosure Form (PTO-1449)

BEST AVAILABLE COPY